CS4397-KSZ【PDF 16/34 页】IC DAC 24BIT MULTY STNDRD 28SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1991

12页 13页 14页 15页 [16页]17页 18页 19页 20页

CS4397

DS333F1

5.0 PIN DESCRIPTION - DSD MODE

Master Clock - MCLK

Pin 10, Input

Function:

The master clock frequency must be either 4x or 6x the DSD data rate for 64x oversampled DSD data

and 2x or 3x the DSD data rate for 128x oversampled DSD data, refer to Table 7.

CLKMODE

Pin 12, Input

Function:

This pin determines the allowable Master Clock to DSD data ratio as defined in Table 7.

DSD Serial Clock - DSD_SCLK

Pin 11, Input

Function:

Clocks the individual bits of the DSD audio data into the DSD_L and DSD_R pins.

Audio Data - DSD_L and DSD_R

Pins 13 and 14, Inputs

Function:

Direct Stream Digital audio data is clocked into DSD_L and DSD_R via the DSD serial clock.

CLKMODE

DSD Over-

Sampling Ratio

64x

128x

Table 7. MCLK to DSD Data Rate Clock Ratios

Refer to PCM mode

RST

VREF

Refer to PCM mode

M4(ADO/CS)

FILT+

Refer to PCM mode

M3(AD1/CDIN)

FILT-

Refer to PCM mode

M2(SCL/CCLK)

CMOUT

Refer to PCM mode

Refer to PCM mode M0(SDA/CDOUT)

AOUTL-

Refer to PCM mode

DGND

AOUTL+

Refer to PCM mode

AGND

Refer to PCM mode

DGND

AOUTR+

Refer to PCM mode

Master Clock

MCLK

AOUTR-

Refer to PCM mode

DSD Serial Clock

DSD_SCLK

AGND

Refer to PCM mode

Master Clock Mode

CLKMODE

MUTEC

Refer to PCM mode

Left Channel Data

DSD_L

C/H

Refer to PCM mode

Right Channel Data

DSD_R

MUTE

Refer to PCM mode

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式